
ICS8430S07AKI REVISION A SEPTEMBER 3, 2009
10
2009 Integrated Device Technology, Inc.
ICS8430S07I Data Sheet
CLOCK GENERATOR FOR CAVIUM PROCESSORS
Parameter Measurement Information
3.3V Core/3.3V LVPECL Output Load AC Test Circuit
3.3V Core/2.5V LVCMOS Output Load AC Test Circuit
Half Period Jitter
3.3V Core/3.3V LVCMOS Output Load AC Test Circuit
Differential Input Level
Period Jitter
SCOPE
Qx
nQx
LVPECL
V
EE
2V
-1.3V±0.165V
VDDA
2V
VDD
-
SCOPE
Qx
GND
LVCMOS
-1.25V±5%
VDDO_X
2.05V±5%
1.25V±5%
VDD
VDDA
2.05V±5%
t half period n
t half period n + 1
1
f
o
t jit(hper) = t half period n — 1
2*f
o
QA
nQA
SCOPE
Qx
LVCMOS
GND
-1.65V±5%
VDDO_X
1.65V±5%
VDD,
VDDA
1.65V±5%
nCLK
CLK
VDD
GND
V
CMR
Cross Points
V
PP
VOH
VREF
VOL
Mean Period
(First edge after trigger)
10,000 cycles
Reference Point
(Trigger Edge)
Histogram
tjit (pk-pk)